You are taking a self-paced course, The course is over, or The course is on Week x+3 while you are working on Week x. NPTEL typically displays quiz answers on the page after the due date has passed or ...
This repository contains notes from the NPTEL course "RTL-to-GDS Design Flow". The course explains the full backend VLSI design process — from RTL (Register Transfer Level) to GDSII file generation.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback