Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems
Abstract: A prototype design of a dual-mode convolutional/turbo code decoder for 3/sup rd/ generation wireless communication systems is proposed. By merging some similar modules exist in the ...
Abstract: A low-density parity-check (LDPC) decoder architecture that supports variable block sizes and multiple code rates is presented. The proposed architecture is based on the structured ...
In this paper, the authors discuss the design of an Integrated Circuit (IC) layout for a decoder. The layout was designed by using an open source software namely electric VLSI design system as the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback